## **CLAIMS**

Having thus described our invention in detail, what we claim as new and desire to secure by the Letter Patent is:

| 1  | 1. A method of forming a dual workfunction high performance MOSFET/EDRAM                  |
|----|---|
| 2  | array having a gate conductor guard ring formed around the array region, said method      |
| 3  | comprising the steps of:  |
| 4  |   |
| 5  | (a) providing a memory structure having at least one array region and at least one        |
| 6  | support region, wherein said at least one array region and said at least one support      |
| 7  | region are separated by an isolation region, wherein said at least one array region       |
| 8  | includes a plurality of dynamic random access memory (DRAM) cells embedded in a           |
| 9  | substrate, wherein adjacent DRAM cells are connected to each other through bitline        |
| 10 | diffusion regions which are capped with an oxide capping layer;                           |
| 11 |   |
| 12 | (b) forming a patterned nitride layer on all exposed surfaces in said at least one array  |
| 13 | region and on a portion of said isolation region;   |
| 14 |   |
| 15 | (c) forming a gate oxide on said substrate in said at least one support region;           |
| 16 |   |
| 17 | (d) forming a stack comprising a first polysilicon layer and a dielectric capping layer   |
| 18 | on all exposed surfaces of said memory structure;   |
| 19 |   |
| 20 | (e) removing said dielectric capping layer, said first polysilicon layer and said nitride |
| 21 | layer from said at least one array region;  |
| 22 |   |
| 23 | (f) forming wordlines over said plurality of DRAM cells in said at least one array        |
| 24 | region;   |

| 25 | (g) forming spacers on exposed sidewalls of said wordlines in said at least one array     |
|----|---|
| 26 | region as well as on exposed sidewalls of said stack remaining in said structure;         |
| 27 |   |
| 28 | (h) forming a block mask over the at least one support region and at least a portion of   |
| 29 | one of said DRAM cells that is adjacent to said isolation region, whereby said block      |
| 30 | mask does not cover said oxide capping layer;   |
| 31 | ~ ·   |
| 32 | (i) removing said oxide capping layer over said bitline diffusion regions and stripping   |
| 33 | said block mask;  |
| 34 |   |
| 35 | (j) forming a patterned second polysilicon layer over the at least one array region and   |
| 36 | said stack which is present on said isolation region, and removing said dielectric        |
| 37 | capping layer in said at least one support region;  |
| 38 |   |
| 39 | (k) forming a doped glass material layer over all surfaces in said at least one array     |
| 40 | region and said at least one support region;  |
| 41 |   |
| 42 | (l) patterning said doped glass material layer so as to form hard masks in said at least  |
| 43 | one array region and said at least one support region, whereby said hard mask in said     |
| 44 | at least one array region defines a bitline of the memory structure and said hard mask    |
| 45 | in said at least one support region defines a support gate region;                        |
| 46 |   |
| 47 | (m) removing exposed second polysilicon layer from said at least one array region and     |
| 48 | said isolation region, while simultaneously removing exposed portions of said first       |
| 49 | polysilicon layer in said at least one support region, whereby a gate conductor guard     |
| 50 | ring is formed on said isolation region and said support gate region is formed in said at |
| 51 | least one support region;   |
| 52 |   |
| 53 | (n) removing said hard masks from said at least one array region and from said at least   |
| 54 | one support region and forming a screen oxide layer on any exposed silicon surfaces;      |
| 55 |   |

- 56 (o) forming source and drain regions about said support gate region; and
- 57
- 58 (p) removing oxide overlying said bitline, support gate region, and source and drain
- 59 regions so as to expose silicon surfaces and saliciding the exposed silicon surfaces so
- as to provide salicide regions over said bitline, said gate region and said source and
- 61 drain regions.
- 1 2. The method of Claim 1 wherein said isolation region is a shallow trench isolation
- 2 region.
- 1 3. The method of Claim 1 wherein each of said DRAM cells includes at least a gate
- 2 conductor region formed in a top portion of a deep trench, and a trench polysilicon
- 3 formed in a lower portion of said deep trench, said gate conductor and said trench
- 4 polysilicon being separated by a trench oxide.
- 1 4. The method of Claim 3 wherein each of said DRAM cells includes a collar oxide
- 2 region and a buried strap outdiffusion region.
- 5. The method Claim 1 wherein said patterned nitride layer is formed by deposition,
- 2 lithography and etching.
- 1 6. The method of Claim 1 wherein said gate oxide is thermally grown.
- 7. The method of Claim 1 wherein said gate oxide has a thickness of from about 1 to
- 2 about 15 nm.
- 8. The method of Claim 1 wherein said stack is formed from a deposition process
- 2 selected from the group consisting of chemical vapor deposition (CVD), plasma-
- 3 assisted CVD, sputtering, spin-on coating and chemical solution deposition.

- 9. The method of Claim 1 wherein step (e) includes applying a mask to cover the at
- 2 least one support region and etching through said dielectric capping layer, said first
- 3 polysilicon layer and said nitride layer.
- 1 10. The method of Claim 9 wherein said etching is conducted by two separate etching
- 2 steps.
- 1 11. The method of Claim 1 wherein said wordlines comprise a conductive metal and a
- 2 top insulating layer.
- 1 12. The method of Claim 11 wherein said conductive metal is W/WN and said top
- 2 insulator is SiN.
- 1 13. The method of Claim 1 wherein said wordlines are formed by deposition,
- 2 lithography and etching.
- 1 14. The method of Claim 1 wherein said spacers of step (g) are formed by deposition
- 2 and lithography.
- 1 15. The method of Claim 1 wherein step (i) includes an etching step.
- 1 16. The method of Claim 1 wherein said doped glass material is replaced with a
- 2 bilayer resist.
- 1 17. The method of Claim 1 wherein step (l) includes lithography and an anisotropic
- 2 etching process.
- 1 18. The method of Claim 1 wherein step (m) includes a selective etching process.

| 1   | 19. The method of Claim 1 further comprising forming an interlevel dielectric on said     |
|-----|---|
| 2   | structure and providing via openings in said interlevel dielectric exposing said source   |
| 3   | and drain regions.  |
|     |   |
| 1   | 20. A method of forming a dual workfunction high performance MOSFET/EDRAM                 |
| 2   | array comprising the steps of:  |
| 3   |   |
| 4   | (a) providing a memory structure having at least one array region and at least one        |
| 5   | support region, wherein said at least one array region and said at least one support      |
| 6   | region are separated by an isolation region, wherein said at least one array region       |
| 7   | includes a plurality of dynamic random access memory (DRAM) cells embedded in a           |
| 8   | substrate, wherein adjacent DRAM cells are connected to each other through bitline        |
| 9   | diffusion regions which are capped with an oxide capping layer;                           |
| 0   |   |
| 1   | (b) forming a patterned nitride layer on all exposed surfaces in said at least one array  |
| 12  | region and on a portion of said isolation region;   |
| 13  |   |
| 4   | (c) forming a gate oxide on said substrate in said at least one support region;           |
| 5   |   |
| 6   | (d) forming a stack comprising a first polysilicon layer and a dielectric capping layer   |
| 7   | on all exposed surfaces of said memory structure;   |
| . 8 |   |
| 9   | (e) removing said dielectric capping layer, said first polysilicon layer and said nitride |
| 20  | layer from said at least one array region;  |
| 21  |   |
| 22  | (f) forming wordlines over said plurality of DRAM cells in said at least one array        |
| 23  | region;   |
| 24  |   |
| 25  | (g) forming spacers on exposed sidewalls of said wordlines in said at least one array     |
| 26  | region as well as on exposed sidewalls of said stack remaining in said structure;         |

27

| 28 | (h) anisotropically etching said memory structure so as to remove said oxide capping     |
|----|--|
| 29 | layer thereby exposing said bitline diffusion regions in said at least one array region, |
| 30 | while simultaneously removing said dielectric capping layer over said isolation region   |
| 31 | and in said at least one support region;   |
| 32 |  |
| 33 | (i) depositing an undoped layer of polysilicon over all exposed surfaces of said         |
| 34 | memory structure;  |
| 35 |  |
| 36 | (j) patterning said undoped layer of polysilicon so as to simultaneously form a bitline  |
| 37 | in said at least one array region and a gate region in said at least one support region; |
| 38 |  |
| 39 | (k) forming a screen oxide layer on any exposed silicon surfaces;                        |
| 40 |  |
| 41 | (l) forming sidewall spacers about said gate region;                                     |
| 42 |  |
| 43 | (m) forming source and drain regions about said gate region; and                         |
| 44 |  |
| 45 | (n) removing oxide overlying said bitline, gate region, and source and drain regions so  |
| 46 | as to expose silicon surfaces and saliciding said exposed silicon surfaces so as to      |
| 47 | provide salicide regions over said bitline, said gate region and said source and drain   |
| 48 | regions.   |
|    |  |
| 1  | 21. The method of Claim 20 wherein said isolation region is a shallow trench             |
| 2  | isolation region which extends into one of said DRAM cells.                              |
|    |  |
| 1  | 22. The method of Claim 20 wherein each of said DRAM cells includes at least a gate      |
| 2  | conductor region formed in a top portion of a deep trench, and a trench polysilicon      |
| 3  | formed in a lower portion of said deep trench, said gate conductor and said trench       |

polysilicon being separated by a trench oxide.

- 1 23. The method of Claim 22 wherein each of said DRAM cells includes a collar oxide
- 2 region and a buried strap outdiffusion region.
- 1 24. The method Claim 20 wherein said patterned nitride layer is formed by
- 2 deposition, lithography and etching.
- 1 25. The method of Claim 20 wherein said gate oxide is thermally grown.
- 1 26. The method of Claim 20 wherein said gate oxide has a thickness of from about 1
- 2 to about 15 nm.
- 1 27. The method of Claim 20 wherein said stack is formed from a deposition process
- 2 selected from the group consisting of chemical vapor deposition (CVD), plasma-
- 3 assisted CVD, sputtering, spin-on coating and chemical solution deposition.
- 1 28. The method of Claim 20 wherein step (e) includes applying a mask to cover the at
- 2 least one support region and etching through said dielectric capping layer, said first
- 3 polysilicon layer and said nitride layer.
- 1 29. The method of Claim 28 wherein said etching is conducted by two separate
- 2 etching steps.
- 1 30. The method of Claim 20 wherein said wordlines comprise a conductive metal and
- 2 a top insulating layer.
- 1 31. The method of Claim 30 wherein said conductive metal is W/WN and said top
- 2 insulator is SiN.
- 1 32. The method of Claim 20 wherein said wordlines are formed by deposition,
- 2 lithography and etching.

1 33. The method of Claim 20 wherein said spacers of step (g) are formed by deposition 2 and lithography. 1 34. The method of Claim 1 wherein step (i) includes lithography and etching. 1 35. The method of Claim 20 further comprising forming an interlevel dielectric on 2 said structure and providing via openings in said interlevel dielectric exposing said 3 source/drain regions. 36. A method of forming a dual workfunction high performance MOSFET/EDRAM 1 2 array having a local interconnect composed of the same material as that of the 3 wordline of the memory structure, said method comprising the steps of: 4 5 (a) providing a memory structure having at least one array region and at least one support region, wherein said at least one array region and said at least one support 6 7 region are separated by an isolation region, wherein said at least one array region 8 includes a plurality of dynamic random access memory (DRAM) cells embedded in a 9 substrate, wherein adjacent DRAM cells are connected to each other through bitline 10 diffusion regions which are capped with an oxide capping layer; 11 12 (b) forming a patterned nitride layer on all exposed surfaces in said at least one array 13 region and on a portion of said isolation region; 14 15 (c) forming a gate oxide on said substrate in said at least one support region; 16 (d) forming a stack comprising a first polysilicon layer and a dielectric capping layer 17 18 on all exposed surfaces of said memory structure; 19 20 (e) removing said dielectric capping layer, said first polysilicon layer and said nitride 21 layer from said at least one array region and a portion of said at least one support

22

region;

| 23 |  |
|----|--|
| 24 | (f) doping a portion of said substrate in said support region so as to form a diffusion    |
| 25 | region for subsequent formation of a local interconnect contact thereon;                   |
| 26 |  |
| 27 | (g) forming wordlines over said plurality of DRAM cells in said at least one array         |
| 28 | region, while simultaneously forming a local interconnect in said at least one support     |
| 29 | region above said diffusion region, wherein said wordlines and said local interconnec      |
| 30 | are composed of the same material;   |
| 31 |  |
| 32 | (h) forming spacers on exposed sidewalls of said wordlines in said at least one array      |
| 33 | region, and said local interconnect and remaining stack in said at least one support       |
| 34 | region, said remaining stack defining a support gate region of said structure;             |
| 35 |  |
| 36 | (i) removing any exposed oxide over said bitline diffusion regions;                        |
| 37 |  |
| 38 | (j) forming a patterned second polysilicon layer over the at least said at least one array |
| 39 | region and said stack which is overlaying said isolation region, and removing said         |
| 40 | dielectric capping layer in said at least one support region;                              |
| 41 |  |
| 42 | (k) forming a doped glass material layer over all surfaces in said at least one array      |
| 43 | region and said at least one support region;   |
| 44 |  |
| 45 | (l) patterning said doped glass material layer so as to form a hard mask in said at least  |
| 46 | one array region, whereby said hard mask in said at least one array region defines a       |
| 47 | bitline of the memory structure;   |
| 48 |  |
| 49 | (m) removing said hard mask from said at least one array region and forming an oxide       |
| 50 | layer on all exposed silicon surfaces;   |
| 51 |  |
| 52 | (n) forming source and drain regions about said gate region; and                           |
| 53 |  |

- 54 (p) removing oxide overlying said bitline, support gate region, and source and drain
- 55 regions so as to expose said silicon surfaces and saliciding said silicon surfaces so as
- 56 to provide salicide regions over said bitline, said support gate region and said source
- 57 and drain regions.
- 1 37. The method of Claim 36 wherein said isolation region is a shallow trench
- 2 isolation region.
- 1 38. The method of Claim 36 wherein each of said DRAM cells includes at least a gate
- 2 conductor region formed in a top portion of a deep trench, and a trench polysilicon
- formed in a lower portion of said deep trench, said gate conductor and said trench
- 4 polysilicon being separated by a trench oxide.
- 1 39. The method of Claim 38 wherein each of said DRAM cell includes a collar oxide
- 2 region and a buried strap outdiffusion region.
- 1 40. The method Claim 36 wherein said patterned nitride layer is formed by
- 2 deposition, lithography and etching.
- 1 41. The method of Claim 36 wherein said gate oxide is thermally grown.
- 1 42. The method of Claim 36 wherein said gate oxide has a thickness of from about 1
- 2 to about 15 nm.
- 1 43. The method of Claim 36 wherein said stack is formed from a deposition process
- 2 selected from the group consisting of chemical vapor deposition (CVD), plasma-
- 3 assisted CVD, sputtering, spin-on coating and chemical solution deposition.
- 1 44. The method of Claim 36 wherein step (e) includes applying a mask to cover the at
- 2 least one support region and etching through said dielectric capping layer, said first
- 3 polysilicon layer and said nitride layer.

- 1 45. The method of Claim 44 wherein said etching is conducted by two separate
- 2 etching steps.
- 1 46. The method of Claim 36 wherein said wordlines and said local interconnect are
- 2 both comprised of a conductive metal and a top insulating layer.
- 1 47. The method of Claim 46 wherein said conductive metal is W/WN and said top
- 2 insulator is SiN.
- 1 48. The method of Claim 36 wherein said wordlines and said local interconnect are
- 2 formed simultaneously by deposition, lithography and etching.
- 1 49. The method of Claim 36 wherein said spacers of step (h) are formed by deposition
- 2 and lithography.
- 1 50. The method of Claim 36 wherein step (j) includes an etching step.
- 1 51. The method of Claim 36 wherein said doped glass material is replaced with a
- 2 bilayer resist.
- 1 52. The method of Claim 36 further comprising forming an interlevel dielectric on
- 2 said structure and providing via openings in said interlevel dielectric exposing said
- 3 source and drain regions.
- 1 53. A dual workfunction high-performance support MOSFET/EDRAM array
- 2 comprising at least one support region and at least one array region, said array region
- 3 and said support region being separated by an isolation region, and at least a gate
- 4 conductor guard ring formed around said array region on top of said isolation region,
- 5 wherein said gate conductor guard ring prevents trapping of a stringer of polysilicon
- 6 on said isolation region.

- 1 54. The dual workfunction high-performance support MOSFET/EDRAM array of
- 2 Claim 53 wherein said array region includes a plurality of DRAM cells embedded in a
- 3 semiconductor substrate.
- 1 55. The dual workfunction high-performance support MOSFET/EDRAM array of
- 2 Claim 54 wherein wordlines overlay each of said DRAM cells and a bitline overlays
- 3 said wordlines.
- 1 56. The dual workfunction high-performance support MOSFET/EDRAM array of
- 2 Claim 54 wherein each of said DRAM cells are vertical DRAMs.
- 1 57. A dual workfunction high-performance support MOSFET/EDRAM array
- 2 comprising at least one support region having a local interconnect formed therein and
- 3 at least one array region having at least one wordline formed therein, said at least one
- 4 array region and said at least one support region are separated by an isolation region,
- 5 and said at least one wordline and said local interconnect are comprised of identical
- 6 material.
- 1 58. The dual workfunction high-performance support MOSFET/EDRAM array of
- 2 Claim 57 wherein said at least one array region includes a plurality of DRAM cells
- 3 embedded in a semiconductor substrate.
- 1 59. The dual workfunction high-performance support MOSFET/EDRAM array of
- 2 Claim 58 wherein said DRAM cells are vertical DRAMs.